scispace - formally typeset
Search or ask a question
Institution

Amkor Technology

CompanyTempe, Arizona, United States
About: Amkor Technology is a company organization based out in Tempe, Arizona, United States. It is known for research contribution in the topics: Semiconductor package & Substrate (printing). The organization has 1069 authors who have published 1106 publications receiving 26778 citations. The organization is also known as: Amkor & Amkor Technology, Inc..


Papers
More filters
Patent
27 Sep 2006
TL;DR: In this article, a stack of semiconductor dies is disclosed, which consists of a first semiconductor die and at least one first support that are attached to a substrate surface, followed by a second and a third support attached to the active surface of the first and the coplanar surface of a second support.
Abstract: A stack of semiconductor dies is disclosed. A first stack level includes a first semiconductor die and at least one first support that are attached to a substrate surface. A second level includes a second semiconductor die and at least one second support that are attached to the active surface of the first semiconductor die and to a coplanar surface of the first support(s). A third level includes a third semiconductor die attached to the active surface of the second semiconductor die and to a coplanar surface of the second support(s). The second and third semiconductor dies do not overlap bond pads of the first and second semiconductor dies, respectively. An adhesive film overlies the entire inactive surface of the second and third semiconductor dies, and attaches the second and third semiconductor dies to the immediately underlying active surface and support(s).

7 citations

Patent
10 Jan 2007
TL;DR: In this paper, a method of processing a wafer including a plurality of integrated circuit devices on a front side of the wafer, may include thinning the Wafer from a back side opposite the front side.
Abstract: A method of processing a wafer including a plurality of integrated circuit devices on a front side of the wafer, may include thinning the wafer from a back side opposite the front side. After thinning the wafer, a back side layer may be provided on the back side of the thinned wafer opposite the front side, and the back side layer may be configured to counter stress on the front side of the wafer including the plurality of integrated circuit devices thereon. After providing the back side layer, the plurality of integrated circuit devices may be separated. Related structures are also discussed.

7 citations

Patent
Jong Ok Chun1, Nozad Karim1, Richard Chen1, Giuseppe Selli1, Michael G. Kelly1 
15 Aug 2016
TL;DR: In this paper, an antenna is formed on the principal surface by applying an electrically conductive coating, and an embedded interconnect extends through the package body between the substrate and principal surface and electrically connects the second antenna terminal to the antenna.
Abstract: An electronic component package includes a substrate and an electronic component mounted to the substrate, the electronic component including a bond pad. A first antenna terminal is electrically connected to the bond pad, the first antenna terminal being electrically connected to a second antenna terminal of the substrate. A package body encloses the electronic component, the package body having a principal surface. An antenna is formed on the principal surface by applying an electrically conductive coating. An embedded interconnect extends through the package body between the substrate and the principal surface and electrically connects the second antenna terminal to the antenna. Applying an electrically conductive coating to form the antenna is relatively simple thus minimizing the overall package manufacturing cost. Further, the antenna is relatively thin thus minimizing the overall package size.

7 citations

Patent
Thomas P. Glenn1
15 Nov 1999
TL;DR: In this article, the micromachine chips are tested for validity while they are still in wafer form and the defective micromachines are marked or otherwise identified, and the coupons are attached to the defective ones.
Abstract: Micromachine chips are tested for validity while the micromachine chips are still in wafer form. Any defective micromachine chips are marked or otherwise identified. Coupons are attached to the micromachine chips. The coupons are attached only to the micromachine chips which have been tested and found to be good. In this manner, waste of coupons is avoided and labor associated with attaching the coupons to defective micromachine chips is saved.

7 citations

Patent
Thomas P. Glenn1
05 May 2000
TL;DR: In this paper, a method of forming an encapsulated integrated circuit package includes forming a large number of traces spaced a significant distance from the integrated circuit, and intermediate bonding pads are formed between the integrated circuits and the traces.
Abstract: A method of forming an encapsulated integrated circuit package includes forming a large number of traces spaced a significant distance from the integrated circuit. Intermediate bonding pads are formed between the integrated circuit and the traces. Bond pads of the integrated circuit are electrically connected to corresponding traces by corresponding long wires, which are intermediately bonded to the intermediate bonding pads. Since the long wires are intermediately bonded to intermediate bonding pads and extend along the surface of the substrate, the long wires are not susceptible to wire sweep during the encapsulation process used to form the package body.

7 citations


Authors

Showing all 1070 results

NameH-indexPapersCitations
Thomas P. Glenn481306676
Dong-Hoon Lee4876223162
Joungho Kim405797365
Steven Webster34833322
Young Bae Park332164325
Roy Dale Hollaway28532324
Ronald Patrick Huemoeller26912385
Robert Francis Darveaux23701881
MinJae Lee23993083
Il Kwon Shim21411403
Vincent DiCaprio20271973
Sukianto Rusli19441308
Glenn A. Rinne1934898
Ahmer Syed18551192
David Jon Hiner18541173
Network Information
Related Institutions (5)
Freescale Semiconductor
10.7K papers, 149.1K citations

85% related

TSMC
22.1K papers, 256K citations

83% related

Infineon Technologies
33.9K papers, 230K citations

83% related

LSI Corporation
7.4K papers, 144.4K citations

81% related

Texas Instruments
39.2K papers, 751.8K citations

80% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20221
202112
202022
201922
201832
201728