scispace - formally typeset
Search or ask a question
Institution

NEC

CompanyTokyo, Japan
About: NEC is a company organization based out in Tokyo, Japan. It is known for research contribution in the topics: Signal & Layer (electronics). The organization has 33269 authors who have published 57670 publications receiving 835952 citations. The organization is also known as: NEC Corporation & NEC Electronics Corporation.


Papers
More filters
Patent
Masamoto Tago1, Kei Tanaka1
14 Nov 1994
TL;DR: In this article, a bump structure has a bump constituted by a metal projection which is formed on an electrode of a substrate, and a solder which covers the metal projection but does not touch the electrode.
Abstract: A bump structure has a bump constituted by a metal projection which is formed on an electrode of a substrate, and a solder which covers the metal projection but does not touch the electrode The metal projection is substantially spherical and has a projected portion at a center portion on an upper surface thereof The metal projection is made of a metal having properties of solder diffusion prevention and adhesion to solder The bump structure may have two bumps, the first bump being substantially the same as the bump described above and the second being such that its diameter is smaller than an outer diameter of the first bump and it covers the projected portion on the first bump This bump structure can be formed using a simple process, and can be applied to flip-chip mounting in semiconductor devices with high reliability and yield

158 citations

Journal ArticleDOI
TL;DR: An adaptive echo canceler with two echo path models is proposed to overcome the false adaptation problem for double-talking and it is shown that virtually complete double- talking protection is actually realizable by the new method.
Abstract: An adaptive echo canceler with two echo path models is proposed to overcome the false adaptation problem for double-talking. The echo canceler possesses two separate echo path models (EPMs), one (background EPM) for adaptively identifying echo path transfer characteristics and the other (foreground EPM) for synthesizing an echo replica to cancel out echo. The parameter values of the foreground EPM are refreshed by those of the background EPM, according to a transfer control logic, when the logic determines that the background EPM is giving a better approximation of echo path transfer characteristics than the foreground EPM. Completely digital hardware implementation is described. Using the hardware, it is shown that virtually complete double-talking protection is actually realizable by the new method.

158 citations

Journal ArticleDOI
TL;DR: A field trial of 100-Gbit/s Ethernet over an optical transport network (OTN) is conducted using a real-time digital coherent signal processor and the recovery time of 12 msec is observed in an optical route switching experiment, which is achieved through fast chromatic dispersion estimation functionality.
Abstract: A field trial of 100-Gbit/s Ethernet over an optical transport network (OTN) is conducted using a real-time digital coherent signal processor. Error free operation with the Q-margin of 3.2 dB is confirmed at a 100 Gbit/s Ethernet analyzer by concatenating a low-density parity-check code with a OTN framer forward error correction, after 80-ch WDM transmission through 6 spans x 70 km of dispersion shifted fiber without inline-dispersion compensation. Also, the recovery time of 12 msec is observed in an optical route switching experiment, which is achieved through fast chromatic dispersion estimation functionality.

158 citations

Patent
09 Jan 2002
TL;DR: In this paper, a memory system comprises nonvolatile memory chips (CHP1, CHP2) having memory banks (BNK1, BNK2) capable of performing memory operations independently.
Abstract: A memory system comprises nonvolatile memory chips (CHP1, CHP2) having memory banks (BNK1, BNK2) capable of performing memory operations independently and a memory controller (5) capable of accessing/controlling separately the nonvolatile memory chips. The memory controller can selectively instruct the memory banks of the nonvolatile memory chips to perform a simultaneous or interleave write operation. Therefore, the simultaneous write operations each requiring a write time much longer than the write set-up time can be completely parallel carried out, and the interleave write operations following the write set-up can be carried out parallel and overlapped with a write operation of another memory bank. As a result, the number of nonvolatile memory chips constituting a memory system capable of performing a high-speed write operation can be relatively small.

158 citations

Journal ArticleDOI
Yasuharu Okamoto1
TL;DR: In this paper, first principles calculations were done to examine the energetics of alkali metal intercalation into graphite, based on the exchange-correlation functionals that include a nonlocal correlation.
Abstract: First-principles calculations were done to examine the energetics of alkali metal intercalation into graphite. Calculations based on the exchange-correlation functionals that include a nonlocal correlation were found to give reasonable agreement with experiments concerning the crystal structure of graphite and LiC6, binding energy of graphene sheets, and Li intercalation potential. We found that K intercalation from KC8 to KC6 cannot be achieved through electrochemical reactions. We also found that the absence of the stage-I structures for Na graphite intercalation compounds such as NaC6 or NaC8 is linked to a relatively high redox potential of Na/Na+ compared to that of Li/Li+.

158 citations


Authors

Showing all 33297 results

NameH-indexPapersCitations
Pulickel M. Ajayan1761223136241
Xiaodong Wang1351573117552
S. Shankar Sastry12285886155
Sumio Iijima106633101834
Thomas W. Ebbesen9930570789
Kishor S. Trivedi9569836816
Sharad Malik9561537258
Shigeo Ohno9130328104
Adrian Perrig8937453367
Jan M. Rabaey8152536523
C. Lee Giles8053625636
Edward A. Lee7846234620
Otto Zhou7432218968
Katsumi Kaneko7458128619
Guido Groeseneken73107426977
Network Information
Related Institutions (5)
Bell Labs
59.8K papers, 3.1M citations

92% related

Hitachi
101.4K papers, 1.4M citations

92% related

Samsung
163.6K papers, 2M citations

91% related

IBM
253.9K papers, 7.4M citations

91% related

Intel
68.8K papers, 1.6M citations

90% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20238
202220
2021234
2020518
2019952
20181,088