Open AccessBook
Understanding Delta-Sigma Data Converters
TLDR
This chapter discusses the design and simulation of delta-sigma modulator systems, and some of the considerations for implementation considerations for [Delta][Sigma] ADCs.Abstract:
Chapter 1: Introduction.Chapter 2: The first-order delta-sigma modulator.Chapter 3: The second-order delta-sigma modulator.Chapter 4: Higher-order delta-sigma modulation.Chapter 5: Bandpass and quadrature delta-sigma modulation.Chapter 6: Implementation considerations for [Delta][Sigma] ADCs.Chapter 7: Delta-sigma DACs.Chapter 8: High-level design and simulation.Chapter 9: Example modulator systems.Appendix A: Spectral estimation.Appendix B: The delta-sigma toolbox.Appendix C: Noise in switched-capacitor delta-sigma data converters.read more
Citations
More filters
Journal ArticleDOI
A Class-D Amplifier With Pulse Code Modulated (PCM) Digital Input for Digital Hearing Aid
TL;DR: A class-D amplifier with pulse code modulated (PCM) digital input is developed for a low-power digital hearing aid and the feedback path from the power switch output is realized with a continuous-time (CT) integrator for effective noise suppression.
Journal ArticleDOI
A 81-dB Dynamic Range 16-MHz Bandwidth $\Delta\Sigma$ Modulator Using Background Calibration
Su-Hao Wu,Jieh-Tsorng Wu +1 more
TL;DR: A fourth-order discrete-time delta-sigma modulator was fabricated using a 65-nm CMOS technology and employs the integrator leakage calibration to correct the poles of the integrators and the noise leakage calibrated to minimize the leaking quantization noise from the first loop.
Proceedings ArticleDOI
High ACLR 1-bit direct radio frequency converter using symmetric waveform
TL;DR: It is concluded that the optimal waveform for BP-DSM is symmetrical to the time axis and that the ACLR in the prototype will improve to 60 dB by simulation.
Journal ArticleDOI
Multi stage noise shaping sigma–delta modulator (MASH) for capacitive MEMS accelerometers
Bader Almutairi,Michael Kraft +1 more
TL;DR: In this article, a 4th order electromechanical MASH is studied by Simulink modelling and hardware implementation using surface mount PCB technology, and the accelerometer used in the study is fabricated using a Silicon on Insulator (SOI) wafer with a device layer thickness of 50μm, using a dicing free and dry release process.
Journal ArticleDOI
Design of Low Power Sigma Delta ADC
TL;DR: A Low power discrete time sigmaDelta ADC consisting of a second order sigma delta modulator and third order Cascaded Integrated Comb (CIC) filter is proposed.
References
More filters
Journal ArticleDOI
A higher order topology for interpolative modulators for oversampling A/D converters
TL;DR: Higher order modulators are shown not only to greatly reduce oversampling requirements for high-resolution conversion applications, but also to randomize the quantization noise, avoiding the need for dithering.
Journal ArticleDOI
Decimation for Sigma Delta Modulation
TL;DR: It is shown that digital filters comprising cascades of integrate-and-dump functions can match the structure of the noise from sigma delta modulation to provide decimation with negligible loss of signal-to-noise ratio.
Journal ArticleDOI
An analysis of nonlinear behavior in delta - sigma modulators
Sasan H. Ardalan,J.J. Paulos +1 more
TL;DR: This paper introduces a new method of analysis for deltasigma modulators based on modeling the nonlinear quantizer with a linearized gain, obtained by minimizing a mean-square-error criterion, followed by an additive noise source representing distortion components.
Book ChapterDOI
The Structure of Quantization Noise from Sigma-Delta Modulation
James C. Candy,O. Benjamin +1 more
TL;DR: Simple algebraic expressions for this modulation noise and its spectrum in terms of the input amplitude are derived and can be useful for designing oversampled analog to digital converters that use sigma-delta modulation for the primary conversion.
Journal ArticleDOI
A fourth-order bandpass sigma-delta modulator
TL;DR: The modulator of a bandpass analog/digital (A/D) converter, with 63 dB signal/noise for broadcast AM bandwidth signals centered at 455 kHz, has been implemented by modifying a commercial digital-audio sigma-delta ( Sigma Delta ) converter.