scispace - formally typeset
Open AccessBook

Understanding Delta-Sigma Data Converters

TLDR
This chapter discusses the design and simulation of delta-sigma modulator systems, and some of the considerations for implementation considerations for [Delta][Sigma] ADCs.
Abstract
Chapter 1: Introduction.Chapter 2: The first-order delta-sigma modulator.Chapter 3: The second-order delta-sigma modulator.Chapter 4: Higher-order delta-sigma modulation.Chapter 5: Bandpass and quadrature delta-sigma modulation.Chapter 6: Implementation considerations for [Delta][Sigma] ADCs.Chapter 7: Delta-sigma DACs.Chapter 8: High-level design and simulation.Chapter 9: Example modulator systems.Appendix A: Spectral estimation.Appendix B: The delta-sigma toolbox.Appendix C: Noise in switched-capacitor delta-sigma data converters.

read more

Content maybe subject to copyright    Report

Citations
More filters
Proceedings ArticleDOI

An incremental analog-to-digital converter with multi-step extended counting for sensor interfaces

TL;DR: A multi-step extended counting scheme is proposed for high-resolution power-efficient conversion of single- and multi-stage IADCs and its performance is boosted to 108 dB, which is much better than that of a second-order IADC of the same OSR, 94 dB.
Journal ArticleDOI

Design of Noise Transfer Functions for Delta–Sigma Modulators Using the Least-pth Norm

TL;DR: A design method wherein the energy in the band of interest is minimized using a least-pth norm while satisfying all the realizability constraints of a DSM is described, which is better for a wide amplitude range of the DSM.
Proceedings ArticleDOI

A real-time monitoring system for diesel and gasoline exhaust exposure

TL;DR: The low-noise digitization technique is presented along with the feature extraction and classification algorithms and Comparative results are given for a series of pattern classifiers.
Proceedings ArticleDOI

Concurrent Design of Delta-Sigma Modulator Using Behavioral Modeling and Simulation with the Verilog-A

TL;DR: This paper presents the concurrent design method of delta-sigma modulator by using analog HDL, where a few blocks are modeled at transistor level and the other blocks are done at behavioral level, and shows it is useful and efficient for the analog circuit design.
Proceedings ArticleDOI

A delta-sigma based DC to DC converter — A design space exploration

TL;DR: In this paper, the delta sigma (ΔΣ) controller is compared for theoretical spurious performance and efficiency, and tradeoffs in selecting the delta-sigma order, over sampling ratio (OSR), and input voltage (V in ) range are investigated.
References
More filters
Journal ArticleDOI

A higher order topology for interpolative modulators for oversampling A/D converters

TL;DR: Higher order modulators are shown not only to greatly reduce oversampling requirements for high-resolution conversion applications, but also to randomize the quantization noise, avoiding the need for dithering.
Journal ArticleDOI

Decimation for Sigma Delta Modulation

TL;DR: It is shown that digital filters comprising cascades of integrate-and-dump functions can match the structure of the noise from sigma delta modulation to provide decimation with negligible loss of signal-to-noise ratio.
Journal ArticleDOI

An analysis of nonlinear behavior in delta - sigma modulators

TL;DR: This paper introduces a new method of analysis for deltasigma modulators based on modeling the nonlinear quantizer with a linearized gain, obtained by minimizing a mean-square-error criterion, followed by an additive noise source representing distortion components.
Book ChapterDOI

The Structure of Quantization Noise from Sigma-Delta Modulation

TL;DR: Simple algebraic expressions for this modulation noise and its spectrum in terms of the input amplitude are derived and can be useful for designing oversampled analog to digital converters that use sigma-delta modulation for the primary conversion.
Journal ArticleDOI

A fourth-order bandpass sigma-delta modulator

TL;DR: The modulator of a bandpass analog/digital (A/D) converter, with 63 dB signal/noise for broadcast AM bandwidth signals centered at 455 kHz, has been implemented by modifying a commercial digital-audio sigma-delta ( Sigma Delta ) converter.