scispace - formally typeset
Journal ArticleDOI

Tunnel field-effect transistors as energy-efficient electronic switches

Adrian M. Ionescu, +1 more
- 17 Nov 2011 - 
- Vol. 479, Iss: 7373, pp 329-337
TLDR
Tunnels based on ultrathin semiconducting films or nanowires could achieve a 100-fold power reduction over complementary metal–oxide–semiconductor transistors, so integrating tunnel FETs with CMOS technology could improve low-power integrated circuits.
Abstract
Power dissipation is a fundamental problem for nanoelectronic circuits. Scaling the supply voltage reduces the energy needed for switching, but the field-effect transistors (FETs) in today's integrated circuits require at least 60 mV of gate voltage to increase the current by one order of magnitude at room temperature. Tunnel FETs avoid this limit by using quantum-mechanical band-to-band tunnelling, rather than thermal injection, to inject charge carriers into the device channel. Tunnel FETs based on ultrathin semiconducting films or nanowires could achieve a 100-fold power reduction over complementary metal-oxide-semiconductor (CMOS) transistors, so integrating tunnel FETs with CMOS technology could improve low-power integrated circuits.

read more

Citations
More filters
Journal ArticleDOI

Carbon Nanotubes: Present and Future Commercial Applications

TL;DR: Although not yet providing compelling mechanical strength or electrical or thermal conductivities for many applications, CNT yarns and sheets already have promising performance for applications including supercapacitors, actuators, and lightweight electromagnetic shields.
Journal ArticleDOI

Electronics based on two-dimensional materials

TL;DR: A review of electronic devices based on two-dimensional materials, outlining their potential as a technological option beyond scaled complementary metal-oxide-semiconductor switches and the performance limits and advantages, when exploited for both digital and analog applications.
Journal ArticleDOI

A subthermionic tunnel field-effect transistor with an atomically thin channel.

TL;DR: This paper demonstrates band-to-band tunnel field-effect transistors (tunnel-FETs), based on a two-dimensional semiconductor, that exhibit steep turn-on and is the only planar architecture tunnel-fET to achieve subthermionic subthreshold swing over four decades of drain current, and is also the only tunnel- FET (in any architecture) to achieve this at a low power-supply voltage of 0.1 volts.
Journal ArticleDOI

A III–V nanowire channel on silicon for high-performance vertical transistors

TL;DR: Surrounding-gate transistors using core–multishell nanowire channels with a six-sided, high-electron-mobility transistor structure greatly enhance the on-state current and transconductance while keeping good gate controllability.
Journal ArticleDOI

Ultrasensitive and Broadband MoS2 Photodetector Driven by Ferroelectrics

TL;DR: A few-layer MoS2 photodetector driven by poly(vinylidene fluoride-trifluoroethylene) ferroelectrics is achieved, tuned by the ultrahigh electrostatic field from the ferroelectric polarization.
References
More filters
Journal ArticleDOI

Nanometer Device Scaling in Subthreshold Logic and SRAM

TL;DR: In this article, the authors investigated the impact of device scaling to 45 nm and beyond on noise margins, delay, and energy in sub-Vth circuits and proposed an alternative scaling strategy.
Journal ArticleDOI

Mechanical Computing Redux: Relays for Integrated Circuit Applications

TL;DR: In this paper, a brief history of mechanical computing followed by an overview of the various types of micromechanical switches, with particular emphasis on electromechanical relays since they are among the most promising for IC applications are discussed.
Journal ArticleDOI

On the possibility of obtaining MOSFET-like performance and sub-60 mV/decade swing in 1D broken-gap tunnel transistors

TL;DR: In this article, the performance potential of a 1D TFET with a broken-gap heterojunction source injector using dissipative quantum transport simulations based on the nonequilibrium Green's function formalism and the carbon nanotube bandstructure was explored.
Journal ArticleDOI

A vertical MOS-gated Esaki tunneling transistor in silicon

TL;DR: In this paper, the first vertical, MOS gated tunneling transistor in silicon is fabricated and the necessary sharp doping profile structure is created by means of MBE. At a low supply voltage of −0.2 V, a current gain of three magnitudes with saturation behavior is achieved.
Journal ArticleDOI

Trap-assisted tunneling in Si-InAs nanowire heterojunction tunnel diodes.

TL;DR: It is demonstrated that one-sided p(+)-si/n-InAs nanowire heterojunction tunnel diodes are very sensitive to electrical stress, in particular at room temperature, because of the extremely high electrical fields obtained at the abrupt junction even at low bias.
Related Papers (5)