scispace - formally typeset
C

Chenming Hu

Researcher at University of California, Berkeley

Publications -  1300
Citations -  60963

Chenming Hu is an academic researcher from University of California, Berkeley. The author has contributed to research in topics: MOSFET & Gate oxide. The author has an hindex of 119, co-authored 1296 publications receiving 57264 citations. Previous affiliations of Chenming Hu include Motorola & National Chiao Tung University.

Papers
More filters
Journal ArticleDOI

Improved a priori interconnect predictions and technology extrapolation in the GTX system

TL;DR: A new tool is developed, the GSRC technology extrapolation system (GTX), which allows capture of knowledge about rapid changes in technology and rapid development of new studies, and identifies several "nontraditional" facets of interconnect prediction and quantify their impact on key technology extrapolations.
Proceedings ArticleDOI

CVD-Co/Cu(Mn) integration and reliability for 10 nm node

TL;DR: In this article, the authors proposed a new wet chemistry to suppress the top-comer slit void defect in dual damascene hardware at 10 nm node dimensions, and showed that O-free CVD-Co may solve this problem.
Journal ArticleDOI

Optimization of NCFET by Matching Dielectric and Ferroelectric Nonuniformly Along the Channel

TL;DR: In this paper, a new design to overcome the nonuniformity of capacitance matching along the channel of a negative capacitance field effect transistor is presented, in which the thickness of SiO2 at the edge regions of the channel can be increased while maintaining the thickness at the center region.
Proceedings ArticleDOI

Hot carriers induced degradation in thin gate oxide MOSFETs

TL;DR: In this article, the degradation of thin gate oxide (∼100A) n and p-channel MOSFETs subjected to the substrate hot carrier injection is discussed.
Journal ArticleDOI

A full-process damage detection method using small MOSFET and protection diode

TL;DR: In this article, a short constant voltage stress was applied to the gate of triple metal process transistors to uncover otherwise undetectable process-induced damage, 1 s at 9 MV/cm was enough to distinguish the damaged devices from the undamaged ones clearly in the transistor characteristics.