scispace - formally typeset
Search or ask a question
Institution

STMicroelectronics

CompanyGeneva, Switzerland
About: STMicroelectronics is a company organization based out in Geneva, Switzerland. It is known for research contribution in the topics: Signal & Transistor. The organization has 17172 authors who have published 29543 publications receiving 300766 citations. The organization is also known as: SGS-Thomson & STM.


Papers
More filters
Journal ArticleDOI
D. Lopez, Sebastien Haendler1, C. Leyris1, G. Bidal1, Gerard Ghibaudo 
TL;DR: In this article, lowfrequency noise (LFN) of high-k/metal stack nMOS and pMOS transistors is experimentally studied and the results indicate that the carrier number fluctuation is the main noise source for both n-mOS and mMOS devices.
Abstract: Low-frequency noise (LFN) of high-k/metal stack nMOS and pMOS transistors is experimentally studied. Results obtained on 32-nm complementary metal-oxide-semiconductor (CMOS) technologies, including LFN spectra and normalized power spectral density data analysis, are presented. These results indicate that the carrier number fluctuation is the main noise source for both nMOS and pMOS devices. As noise performance may strongly vary between different devices on one chip, the variability of the LFN when scaling down devices was also evaluated. A model known in the literature was used and enhanced in order to understand the noise level variability. A statistical analysis of the noise variability is also presented showing the dependence of the standard deviation with the device area. The comparison with former results from 45-nm poly/SiON technology demonstrates a better control of noise variability in the 32-nm CMOS technology.

55 citations

Patent
16 May 2002
TL;DR: In this paper, a fuel cell for an electrical load circuit includes a first monocrystalline silicon substrate and a positive half-cell formed therein, and a second monocrystine silicon substrategio-nous substrate and an additional positive half cell formed therein.
Abstract: A fuel cell for an electrical load circuit includes a first monocrystalline silicon substrate and a positive half-cell formed therein, and a second monocrystalline silicon substrate and a positive half-cell formed therein. Each half-cell includes a microporous catalytic electrode permeable to a gas and connectable to the electrical load circuit. A cell area is defined on a surface of each respective monocrystalline silicon substrate, and includes a plurality of parallel trenches formed therein for receiving the gas to be fed to the respective microporous catalytic electrode. A cation exchange membrane separates the two microporous catalytic electrodes. Each half-cell includes a passageway for feeding the respective gas to the corresponding microporous catalytic electrode.

55 citations

Journal ArticleDOI
TL;DR: In this paper, a hydrogen bubbling delamination of graphene (Gr) from copper using a strong electrolyte (KOH) water solution was performed, focusing on the effect of the KOH concentration on the Gr delamination rate.
Abstract: In this paper, hydrogen bubbling delamination of graphene (Gr) from copper using a strong electrolyte (KOH) water solution was performed, focusing on the effect of the KOH concentration (CKOH) on the Gr delamination rate. A factor of ∼10 decrease in the time required for the complete Gr delamination from Cu cathodes with the same geometry was found increasing CKOH from ∼0.05 M to ∼0.60 M. After transfer of the separated Gr membranes to SiO2 substrates by a highly reproducible thermo-compression printing method, an accurate atomic force microscopy investigation of the changes in Gr morphology as a function of CKOH was performed. Supported by these analyses, a microscopic model of the delamination process has been proposed, where a key role is played by graphene wrinkles acting as nucleation sites for H2 bubbles at the cathode perimeter. With this approach, the H2 supersaturation generated at the electrode for different electrolyte concentrations was estimated and the inverse dependence of td on CKOH was quantitatively explained. Although developed in the case of Cu, this analysis is generally valid and can be applied to describe the electrolytic delamination of graphene from several metal substrates.

55 citations

Patent
14 Jul 2009
TL;DR: In this paper, a method and a device for converting a first bus including at least a data wire and a clock wire into a single-wire bus is presented, where a data bit of the first bus is converted on half a period of the clock signal for transmission over the second bus, a waiting pattern being placed on the second buses during the other half-period.
Abstract: A method and a device for converting a first bus including at least a data wire and a clock wire into a single-wire bus, wherein a data bit of the first bus is converted on half a period of the clock signal for transmission over the second bus, a waiting pattern being placed on the second bus during the other half-period.

55 citations

Patent
08 Sep 1992
TL;DR: In this paper, a single epitaxial tub and a triggering Zener diode and a vertical bipolar transistor are combined to provide protection from electrostatic discharges of structures to an integrated circuit functionally connected to a certain external pin.
Abstract: An integrated protective structure provides protection from electrostatic discharges of structures to an integrated circuit functionally connected to a certain external pin. The protective structure is formed in a single epitaxial tub and includes a triggering Zener diode and a vertical bipolar transistor. The collector region of the vertical bipolar transistor is connected to the pin and constitutes also one of the two terminal regions of the triggering Zener. Around the emitter region and separated therefrom by the smallest distance feasible, is an annular region, having a heavier doping than the base region of the transistor formed with the purpose of intercepting the avalanche current of the Zener junction and distributing it in a uniform manner into the base region of the vertical transistor as well as acting as a shield for eventual electrons moving from the emitter region toward the breakdown junction. Optionally, a further emitter region, may be formed in front of the collector/cathode region and connected to the annular region in order to create a lateral bipolar transistor which triggers-on during an electrostatic discharge; thus, reducing the ohmic drop through the protective structure and the breakdown voltage.

55 citations


Authors

Showing all 17185 results

NameH-indexPapersCitations
Bharat Bhushan116127662506
Albert Polman9744542985
G. Pessina8482830807
Andrea Santangelo8388629019
Paolo Mattavelli7448219926
Daniele Ielmini6836716443
Jean-François Carpentier6245914271
Robert Henderson5844013189
Bruce B. Doris5660412366
Renato Longhi551778644
Aldo Romani5442511513
Paul Muralt5434412694
Enrico Zanoni5370513926
Gaudenzio Meneghesso5170312567
Franco Zappa502749211
Network Information
Related Institutions (5)
Intel
68.8K papers, 1.6M citations

92% related

Motorola
38.2K papers, 968.7K citations

91% related

Samsung
163.6K papers, 2M citations

90% related

NEC
57.6K papers, 835.9K citations

89% related

Toshiba
83.6K papers, 1M citations

89% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
202225
2021560
2020798
2019952
2018948
2017781